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Abstract—This paper describes the analysis of the influence
of yield loss model parameters on the calculation of the proba-
bility of arising shorts between conducting paths in IC’s. The
characterization of the standard cell in AMS 0.8 µm CMOS
technology is presented as well as obtained probability results
and estimations of yield loss by changing values of model pa-
rameters.
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1. Introduction
Contemporary digital circuits become more complex mak-
ing their testing and diagnostics more diﬃcult. Having
an accurate defect model is therefore essential. Since the
model aﬀects the eﬃciency of defect detection, it should
be tuned as well as possible to reﬂect the reality. On the
other hand, however, excessive complication of the model
Fig. 1. The AN3 complex gate: (a) the layout; (b) schematic
diagram; (c) logic diagram.
could result in many practical diﬃculties. The time of run-
ning the defect detection procedure should be acceptable,
especially for large VLSI circuits.
Spot defects in ICs still cause many functional and catas-
trophic faults [1–3]. The degree of the inﬂuence of spot
defects, such as shorts or opens, on IC manufacturability
is determined by the sensitivity of the layout to these de-
fects. It is believed that only full layout analysis enables one
to proceed with complex estimation of defect-occurrence
probabilities and yield calculations [4].
In this work we use a quite eﬃcient and easy-to-implement
model of critical area that enables the probability of dif-
ferent catastrophic faults caused by spot defects to be es-
timated. The model is used to calculate the probability
of shorts and opens between two conductive paths on a cir-
cuit layout, as well as to estimate yield.
The analysis of the model parameters is limited in this paper
only to the defects cause by shorts. A standard AN3 com-
plex gate from 0.8 µm CMOS industrial library (see Fig. 1)
has been used as a testing circuit.
2. Probabilistic yield model
A short is a piece of extra conducting material that con-
nects a pair of separate conducting regions in the integrated
circuit. This aﬀects the connectivity of the circuit: two
separate electrical nets become connected. It is intuitively
obvious that probabilities of shorts depend on the layout
of the circuit. Conducting regions that are adjacent to one
another are more susceptible to shorts than regions that
are separated by a large distance. We assume that every
defect that results in a short can be approximated by a cir-
cle. To estimate the probabilities of shorts between pairs of
nodes we use the concept of critical area for shorts [3]. The
critical area for shorts is such a region in the circuit that,
if the center of a defect of a given radius R is located any-
where inside the critical area, a short between two adjacent
conducting paths occurs (see Fig. 2).
Fig. 2. The concept of critical area.
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The probability that two electrical nodes will be shorted
by a physical defect is given by the following formula de-
rived from Poisson-based yield model:
Y =
N
∏
i=1
Yi; Yi = exp
[
−
+∞∫
0
Acri(r) ·Di(r)dr
]
, (1)
where: Y – defect-related yield for an IC, N – number of
defect types, Yi – defect-related yield for defect type “i”,
r – defect radius random variable, Acri(r) – critical area
function, Di(r) – defect size distribution.
The defect size distribution can be calculated from the for-
mula [2, 3]:
Di(r) = Doi(r) · fri(r) , (2)
where: Doi(r) – density of spot defect of type “i”, fri(r) –
size distribution function for defect of type “i” given
by [2, 3]:
fri(r) =



2(pi−1)r
(pi + 1)X2oi
for 0 < r ≤ Xoi ,
2(pi−1)X pi−1oi
(pi + 1)rpi
for Xoi < r
. (3)
The size distribution function has two parameters:
Xoi (which is modeled to be very small compared to the
minimum feature size of a given manufacturing process)
and parameter pi. In our calculation of the probability of
shorts the most important three conductive layers – polysil-
icon, metal1 and metal2 were taken into account.
Parameter Doi is the density of physical defects and pi and
Xoi are model parameters. Pi is set to 3, Xoi to 20% of the
minimum distance between the shapes of a given conduct-
ing layer, and Do to 10 defects/cm2 [3, 4].
3. Experimental results
The analysis of parameter inﬂuence on manufacturing yield
as well as probability of shorts between conducting paths
was perfomed by means of variation of each parameter
within a predeﬁned range. The analyzed range of the vari-
ation of the examined parameters is compared to the cor-
responding nominal values in Table 1.
Table 1
Analyzed range of variation of the yield model parameters
Description Layers
Parameters
p Do [cm−2] Xo [%]
Nominal Poly1 0.2
value Met1 3 10 20 0.2
Met2 0.24
Range All < 2−5 > < 5−15 > < 5−40 >
of changes
Step All 0.5 2.5 5
The probability analysis was performed using the extracted
layout of AN3 complex gate resulted in a list of faults for
shorts with non-zero probability. To extract critical areas
and calculate the probability of shorts we used our tool [5]
Critical Areas written in the SKILL language. By running
geometrical operations on the conducting layers of the lay-
out the tool extracts the critical area function Acri(r), which
is further used to carry out the probability calculation and
yield estimation.
We calculated the probability of shorts between all pos-
sible pairs of two electrical nodes for complex gate AN3
(see Table 2). The obtained calculations were taken as the
basis for further analysis of model parameters.
Table 2
Distribution of probabilities of faults for AN3 gate
AN3 Y Psh = 1−Y Psh/Psh(sum)
Conductive layers 0.999998718 1.28 ·10−6
For all pair of nets
No. Fault Y Psh = 1−Y Psh/Psh(sum)
1 B/C 0.999999796 2.04·10−7 0.124693127
2 C/D 0.999999796 2.04·10−7 0.124693127
3 N1/vdd! 0.999999853 1.47·10−7 0.089854335
4 D/Q 0.999999864 1.36·10−7 0.083128754
5 Q/gnd! 0.999999875 1.25·10−7 0.076285516
6 A/B 0.999999913 8.74·10−8 0.053516526
7 B/D 0.999999913 8.74·10−8 0.053516526
8 Q/vdd! 0.999999940 5.96·10−8 0.036462936
9 C/Q 0.999999942 5.83·10−8 0.035677684
10 N1/B 0.999999945 5.51·10−8 0.033746016
11 A/C 0.999999949 5.10·10−8 0.031200232
12 N1/A 0.999999949 5.08·10−8 0.031091017
13 N1/Q 0.999999957 4.26·10−8 0.026086434
14 N1/C 0.999999959 4.07·10−8 0.024884915
15 A/gnd! 0.999999965 3.46·10−8 0.021187114
16 B/Q 0.999999966 3.40·10−8 0.020800155
17 A/D 0.999999969 3.15·10−8 0.019256726
18 B/gnd! 0.999999973 2.74·10−8 0.016744255
19 C/gnd! 0.999999974 2.58·10−8 0.015772579
20 N1/D 0.999999978 2.20·10−8 0.013441077
21 B/vdd! 0.999999979 2.14·10−8 0.013084317
22 D/gnd! 0.999999979 2.13·10−8 0.013054676
23 A/vdd! 0.999999981 1.87·10−8 0.011463841
24 C/vdd! 0.999999985 1.49·10−8 0.009137585
25 A/Q 0.999999987 1.31·10−8 0.007990456
26 D/vdd! 0.999999989 1.06·10−8 0.006487213
27 N1/gnd! 0.999999993 7.27·10−9 0.004451322
28 gnd!/vdd! 0.999999996 3.74·10−9 0.002291538
The analysis of each parameter was conducted with nominal
values of the remaining parameters. Every parameter has
a signiﬁcant inﬂuence on defect size distribution.
The increase of parameter p causes that maximum value of
defect size distribution to increase (see Fig. 3). Moreover,
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for higher values of defect radii the probability of shorts
becomes smaller. The parameter X changes the defect size
distribution slightly in diﬀerent way.
Fig. 3. Defect size distribution for diﬀerent values of parameter p
(D = 10 cm−2, X = 0.24).
The density of the probability reamains constant, but the
maximum shifts towards higher values of defect radii with
increasing X (see Fig. 4).
Fig. 4. Defect size distribution for diﬀerent values of parameter X
(D = 10 cm−2, p = 3).
Parameter D can only change the density of probability of
short occurrences (see Fig. 5).
Fig. 5. Defect size distribution for diﬀerent values of parameter D
(X = 0.24, p = 3).
The parameter p seems to have the most signiﬁcant inﬂu-
ences on the obtained results. The probability does not
change in the same way for all critical nets because with
the increase of p the probability of fault decreases for radii
higher than the one determined by the parameter X . In this
way the biggest probability changes are observed for the
least critical pair of nets and their signiﬁcance increases
with the growth of p.
In Table 2 pairs of critical paths have been listed in the or-
der of decreasing probability of short occurrence. We have
noticed, however, that this order depends on the value of p.
This fact may be very important for the generation of test
vectors. The eﬃciency of test vector components in detec-
tion of catastrophic faults for the circuit is changing with
the parameter p.
The probability of manufacturing yield (lack of occurrence
catastrophic fault) for three masks, as well as the total
probability of manufacturing yield for all layers is shown
in Fig. 6 as a function of the parameter p. Probability
values are normalized to nominal ones obtained at p = 3.
Fig. 6. Defect-related yield normalized to that obtained at nom-
inal value of parameter p (D = 10 cm−2, X = 20%).
Parameters X and D seem to be less important, but each
may strongly aﬀect the probability of fault occurrences, es-
pecially parameter D. Its changes have an exponential in-
ﬂuence on the yield estimation. In contrast to parameter p,
probability values change in the same way with parameters
X and D for all critical pairs. As a result the list of the
most signiﬁcant pairs of critical nets stays unchanged.
Fig. 7. Defect-related yield normalized to that obtained at nom-
inal value of parameter X (D = 10 cm−2, p = 3).
The probability of manufacturing yield for three conduc-
tive layers and total probability of manufacturing yield for
all layers are shown as a function of parameter X and D
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Fig. 8. Defect-related yield normalized to that obtained at nom-
inal value of parameter D (X = 20%, p = 3).
in Figs. 7 and 8, respectively. The probability values are
normalized to those obtained at nominal value of each pa-
rameter.
4. Conclusions
We analyzed the sensitivity of the obtained probability on
the yield model parameters. Our investigations indicate
that:
– the changes of parameter p have the most inﬂuence
on the calculated probabilities of fault;
– parameter p causes changes the order of the list of
the most critical pair of nets;
– with the growth of parameter p the yield is decreasing
exponentially;
– the changes of parameters X and D have the same
inﬂuence on all critical pairs of nets in a circuit;
– with the growth of parameters X and D the probabil-
ity of fault in a circuit is increasing (for parameter D
the growth of this function is exponential).
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